High-throughput field-effect transistors ͑FETs͒ containing over 300 disentangled, high-purity chemical-vapor-deposition-grown single-walled carbon nanotube ͑SWNT͒ channels have been fabricated in a three-step process that creates more than 160 individually addressable devices on a single silicon chip. This scheme gives a 96% device yield with output currents averaging 5.4 mA and reaching up to 17 mA at a 300 mV bias. Entirely semiconducting FETs are easily realized by a high current selective destruction of metallic tubes. The excellent dispersity and nearly-defect-free quality of the SWNT channels make these devices also useful for nanoscale chemical and biological sensor applications.
I. INTRODUCTION
Carbon nanotubes [1] [2] [3] [4] ͑CNTs͒ are arguably the best available material for realizing nano-and molecular-scale electronics and sensor devices. [5] [6] [7] The feasibility of single-walled carbon nanotube-͑SWNT͒ based electronic devices, such as interconnects 8, 9 in molecular electronics, junction rectifiers, [9] [10] [11] field-effect transistors ͑FETs͒, 12, 13 and logic gates, 14 has been demonstrated in recent experiments. More recently, experiments demonstrating the use of SWNTs as the active channel in metal-oxide-semiconductor ͑MOS͒ FETs, which opens the possibility for a wide range of integrated CNT-complementary ͑C͒ MOS nanoelectronics, have also been reported. 15 Despite these demonstrated breakthroughs, the progress toward CNT-based electronics has been rather slow due to a lack of ͑a͒ technique͑s͒ to produce pure, isolated semiconducting SWNTs and ͑b͒ a process for an industrially scalable production of useful devices. Since most growth techniques yield a mixture of metallic ͑m͒ and semiconducting ͑sc͒ SWNTs, which are often difficult to separate, ingenious methods such as high electric-fieldinduced destruction 16, 17 and chemically modified deactivation 18, 19 of m SWNTs have been proposed and utilized to realize sc SWNT devices.
Assembly and fabrication of SWNT electronic devices still require several tedious steps just to realize a single or few functional devices, which do not conveniently lend themselves to high-yield productions. Some recent developments toward an industrially favorable SWNT transistor fabrication process include prepatterned catalysts where SWNTs selectively grow at the device sites, [20] [21] [22] [23] [24] and dispersing SWNTs over a surface in order to produce an entangled network. 25, 26 In this paper, we report a three-step procedure that yields individually addressable arrays of high-throughput SWNT FETs. The simple approach described here could be easily integrated in the existing commercial processing of silicon electronics. The process flow involves ͑1͒ spin-casting a catalyst precursor polymer film on the substrate, ͑2͒ chemical vapor deposition ͑CVD͒ growth of SWNTs, and ͑3͒ metal electrode deposition. We take advantage of a recently reported CVD process 27 that yields highly dispersed, long strands ͑averaging 10 m in length͒ of nearly-defect-free single tube or thin uniform bundles ͑diameter, d ϳ 1.5-4 nm͒ of pure SWNTs. The purity of SWNTs is confirmed by a weak D mode in the Raman spectrum. 27 SWNT density is optimized by controlling the polymer film thickness to create three to six tube bundles per 100 m 2 , which provides a high density of separated and relatively disentangled tubes, therefore increasing the device sensitivity. A consistent and nearly uniform SWNT surface coverage in our approach allows for the direct deposition of metal electrodes onto the silica/nanotube surface without tedious positioning of the metal contacts or patterning of the catalyst to localize the nanotube growth.
Recently, there have also been reports 25, 26, 28 of high output current CNT FETs that take advantage of multiple parallel nanotube channels between metal source and drain contacts. However, in these experiments, the channel-forming CNTs often appear in the form of an entangled network of junctions. In our method, individual, long, low-defect SWNT a͒ Present address: Rensselaer Polytechnic Institute, Department of Chemistry, Troy, NY 12180. b͒ bundles form direct contacts with adjacent electrodes ͑7.5 m pitch͒ without a bridging tube network, thus reducing the effects of multiple junctions and scattering centers on carrier transport. The tube dispersity facilitates over 300 such direct connections in a single device and yields current values that are among the highest seen for SWNT devices: up to 17 mA was observed in these devices with 300 mV biases. Our approach allowed us to fabricate over 160 high output current SWNT devices on a single 15ϫ 15 mm 2 wafer in a simple three-step process.
II. EXPERIMENT
A schematic of the process flow for the SWNT growth and device fabrication is shown in Fig. 1 . The SWNTs were directly grown 29 on a 1000 Å thermal oxide layer on a heavily doped ͑n-type͒ Si substrate which also served as the back gate. Au contacts ͑200 nm in thickness͒, serving as the source ͑S͒ and drain ͑D͒, were deposited on a Ti ͑20 nm in thickness͒ adhesion layer on the as-grown SWNT samples by photolithography. The electrodes were 100-m-wide strips running the length of the sample ͑ϳ15 mm͒ with an average separation distance of 7.5 m, as illustrated in Fig. 2 , which gave ϳ160 devices on a single chip. Atomic force microscope ͑Digital Instruments Nanoman͒ imaging, performed in ambient conditions, was used to investigate the exact gap width and to locate bridging nanotubes between the Au strips. The sample was annealed at 200°C in nitrogen for 30 min to improve electrode/nanotube interfaces and remove any process-induced oxide defects. Electrical measurements ͑Janis Cryo Probe with Keithley SCS 4200͒ were performed in vacuum at room temperature. Devices with observed gate dependence are termed semiconducting in nature and functional devices were determined by a detectable source-todrain current flow with an applied bias.
III. RESULTS AND DISCUSSION
The atomic force microscope ͑AFM͒ images of the fabricated devices, Fig. 2͑b͒ , showed individual bundles of SWNTs, 1.5-4 nm in diameter, clearly bridging between Au electrodes. The SWNT bundles reach across the 7.5 m gap between contacts because they grow as long, straight tubes rather than short and curled, which would require multiple SWNTs overlapping one another in order to bridge a gap of this size. The devices ͑bridging SWNT gaps͒ were numbered sequentially. The AFM images of any gap performed at different locations showed several SWNT channels. In fact, from the measured output current ͑I͒ of the purely semiconducting devices, which averages 709 A with a 300 mV drain bias and using a previously reported 30 value of output current for a sc SWNT, we estimate that any gap contains between 375 and 750 nanotube bundles physically bridging the Au pads. This gives a maximum current value of 1.9-0.9 A carried by any single bundle at a 300 mV drain bias, which correlates with the previously reported value. 30 Two-and three-probe electrical measurements, which showed substantial contributions from metallic tubes even in the dominantly sc SWNT bundles, were performed on 96 of the 160 devices ͑gaps͒ on the chip. The electrical response map of the tested devices is shown in Fig. 3 , which indicates an average output current of 5.4 mA with a 300 mV drainto-source bias. Of the tested devices, 96% ͑92 devices͒ exhibited excellent electrical response, while 14% ͑13 devices͒ showed ͑Fig. 3͒ predominantly sc characteristics. The sc devices ͑red bars͒, as expected, are also characterized by their low conductivity compared to the metallic SWNT-dominated devices. Of the 13 sc devices, 7 showed strong gate dependence while the remaining 6 contained a mixture of m and sc responses.
It has been predicted 31 that most CVD processes yield a higher percentage ͑ϳ70% ͒ of sc SWNTs. Accordingly, a higher percentage of our fabricated devices would be expected to exhibit sc characteristics. It is likely that our devices do have a higher percentage of sc SWNT bundles; however, the presence of even a small number of m SWNTs render the entire device metal like due to a very high drive current in the latter than the former. This could explain the observation of a rather larger number of dominantly metallic gaps ͑devices͒.
It is also clear that the fabricated devices give a high output current ͑hundreds of microamperes to tens of milliamperes͒ at fairly low bias voltages compared to that reported in previous studies. 19, 31 Although the presence of a small percentage of metallic tubes is evident based on three terminal measurements, the high-current response mainly results from multiple ͑parallel͒ channels in the device. 32 The output ͑I ds vs V ds ͒ and the transfer ͑I ds vs V g ͒ characteristics of a typical, purely sc device ͑gap 60͒ are shown in Fig. 4 . The I on / I off ratio for device 60 ͑Fig. 4͒ at 100 mV is 4.35, which compares with the reported value of 2-4 for asfabricated devices consisting of multiple channels. 17, 28 It is worth noting that a value of I on / I off up to 500 can be achieved in such devices, as shown by Seidel et al., 28 after postfabrication treatment, such as selective destruction of metallic SWNTs by high electric field. Also, values as high as 10 5 have been reported by Collins et al., 16 after such modifications to devices with initial I on / I off ratios of ϳ3. Interestingly, our devices consistently show saturation of the output current below V g = −420 mV ͑V on ͒ at all bias voltages ͑V ds ͒.
The transconductance, g m ͓=͑dI ds / d V g ͒ V ds ͔ of a typical sc SWNT device in the study can be obtained from the estimated number of nanotube bundles and their average diameter. Taking an average "bundle" diameter, d av Ϸ 2.5 nm, as obtained from AFM imaging and 300 channels ͑bundles͒ per gap, we estimate the transconductance g m = 236, S / m at V ds = 100 mV over the entire gap for device 60. 33 For very short ͑200-300 nm͒ channel length devices, Wind et al. 15 have reported a transconductance, g m ϳ 2321 S / m, suggesting that increasing the channel length of the SWNT FETs also potentially introduces scattering centers, thus reducing the transconductance of the devices. In contrast, the transconductance of the long channel-length devices fabricated in the present study compares quite favorably with those of the current p-type ͑p͒-MOSFETs operating at ϳ100 S / m ͑Ref. 30͒ and offers potential applications in low-power highdensity electronics.
In contrast to the sc SWNT devices, a typical metaldominated device barely exhibited any gate dependence, as can be seen from Fig. 5 ͑inset͒ for a device identified as gap 46. Despite its metal-dominated behavior after fabrication, we were able to convert device 46 into an excellent FET by selective electric-field treatment, 16 which imitated the purely semiconducting gap, 60. For this set of experiments, a 10 V back gate bias was applied in order to deplete the carriers ͑holes͒ in the sc SWNTs. A drain voltage was simultaneously swept to 2 V in order to surpass the breakdown voltage of the metallic nanotubes bridging gap 46. The current dropped an order of magnitude around 1.4 V ͑drain͒, as shown in Fig.  6 , suggesting destruction of the m SWNTs in the channel. After this selective destruction, lowering the gate voltage from 300 to −300 mV resulted in a 50.4% increase in current ͑Fig. 5͒, compared to a 7.69% increase prior to burning ͑Fig. 5 inset͒.
The dramatic increase in the gate-voltage dependence across the dominantly metallic device after high electric-field treatment suggests that the number of active sc devices on the chip can be further increased beyond the observed 14%.
IV. CONCLUSIONS
In summary, we have presented a simple three-step process for the fabrication of an array of over 160 devices on a single ͑15ϫ 15 mm 2 ͒ chip. We have shown that 14% of the as-grown devices already function as FETs without any additional modifications to the SWNT bundles. The remaining devices with varying degrees of metallic contributions can be easily converted to purely sc transistors by electric-field treatment. [16] [17] [18] [19] The transconductance of the as-fabricated devices surpasses the current p-MOSFETs and can be further improved by a suitable treatment to remove metallic tubes in the channel. These desirable device properties offer a wide range of technological applications of the fabricated devices. Although considerable work is still needed toward materials and device processing, especially to improve semiconducting SWNT yield and controlled tube placement on a predesigned architecture, the approach described here can be easily adapted for batch processing to reliably fabricate highthroughput hybrid silicon-SWNT FETs. These devices are also optimally suitable for a wide variety of nanoscale sensing applications due to the natural tube dispersity, uniformity of the small-diameter bundles on the substrate surface, and clean, untangled bridging nanotubes in the channel. 32 P. Qi, O. Vermesh, M. Grecu, A. Javey, Q. Wang, and H. Dai, Nano Lett.
3, 347 ͑2003͒. 33 The transconductance, g m , per device is calculated as ͓͑dI d / dV g ͒ / ͑average diameter per bundleϫ number of bundles͔͒, at a 100 mV drain bias and assuming an average diameter of 2.5 nm and 300 bundles/gap. 
